



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/525,141

02/16/2005

Adrianus Sempel

NL 020756

1775

24737

7590

10/28/2008

PHILIPS INTELLECTUAL PROPERTY & STANDARDS

P.O. BOX 3001

BRIARCLIFF MANOR, NY 10510

EXAMINER

JOSEPH, DENNIS P

ART UNIT

PAPER NUMBER

2629

MAIL DATE

DELIVERY MODE

10/28/2008

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No. 10/525,141	Applicant(s) SEMPEL ET AL.	
	Examiner DENNIS P. JOSEPH	Art Unit 2629	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 15 October 2008.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1,2,4,5,8-12 and 14-16 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1,2,4,5,8-12 and 14-16 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 16 February 2005 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

Art Unit: 2629

DETAILED ACTION

1. This Office Action is responsive to amendments filed in application No. 10/525,141 on October 15, 2008. Claims 1, 2, 4, 5, 8-12, 14-16 are pending and have been examined.

2. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on October 15, 2008 has been entered.

Claim Rejections – 35 USC § 103

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 103(a) that forms the basis for the rejections under this section made in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

Art Unit: 2629

4. **Claims 1, 2, 5, 8, 9 and 11, 12 and 14-16 are** rejected under 35 U.S.C. 103(a) as being unpatentable over Nishigaki et al. (US 6,310,589 B1) in view of Yamazaki et al. (US 2002/0005696 A1), and further in view of Tam (US 2003/0117082)

Nishigaki teaches in Claim 1:

A display device comprising at least one picture element and a display driver device (Column 1, Lines 9-12) comprising a driving transistor (Column 7, Lines 9-11, “A reference current I_{ref} is supplied to transistors **90** and **91**.” Figure 4 shows the circuit with the transistor **91**.) to be connected in series with the picture element in a first current path (Column 4, Lines 18-19, “organic thin film EL element **20**” Figure 4 shows the element **20** to be in series with the transistor **91**.); but

Nishigaki does not explicitly teach that “the display driver comprising means for monitoring and controlling the current in said first current path, wherein the means for monitoring include an amplifier having a first input connected to the first current path, a second input connected to a second current path, and an output is connected via a switch to a controlling connection of the driving transistor”

However, in the same field of endeavor, displays for luminescent devices, Yamazaki teaches of a current generator circuit 704 with an amplifier 706 used to monitor the temperature of the EL element. (Yamazaki, [0403]) As disclosed in Figure 23, the amplifier 706 has a negative terminal (read as first current path) and a positive terminal (read as second current path).

Art Unit: 2629

Furthermore, it is disclosed in Figure 23 that the output of the amplifier is connected directly to transistor 708, which leads to the EL element 703. The circuit mirrors Applicant's Figures 5 and 6.

Therefore, it would have been obvious to a person with ordinary skill in the art at the time of the invention to integrate the current generator circuit containing the amplifier as taught by Yamazaki with Nishigaki's circuit with the motivation that by controlling the current flowing to the EL element, it will result in higher definition and more gray scales. (Yamazaki, [0062] and [0063])

Nishigaki and Yamazaki also do not explicitly teach wherein the output of the amplifier is "connected via a first switch to a controlling connection of the driving transistor" or that the "second input is connected to a **second switch** for allowing a control charge on a capacitor connected to the second input to control the control amplifier for maintaining a current provided to the picture element during a hold period after selection of the picture element."

The use of switches is well known in the art to control the on/off application of various components in the circuitry.

As for the first and second switches, in the same field on endeavor, display system circuits, Tam discloses in Figure 3 of transistor T₄ and transistor T₅ placed between the positive terminal and the capacitor. Transistor T₄ is located after the output of the amplifier and before the driving

Art Unit: 2629

transistor to the OLED. As for T_5 , this transistor is used as a control switch to store the voltage of the capacitor (Tam, [0023]). This is akin to Applicant's Figure 5 with the positive terminal, switch and capacitor. The capacitor is used to hold and maintain the selected picture element data.

Therefore, it would be obvious to one of ordinary skill in the art, at the time of the invention, to integrate the switches as taught by Tam with Nishigaki's circuit, as modified by Yamazaki, with the motivation that is common to use such switches to control the on/off application of key components in the circuitry.

Yamazaki teaches in Claim 2:

The display device as claimed in claim 1 wherein operation the current in the first current path is controlled by a current simultaneously passing in the second current path. (As disclosed in Figure 23, the current in the first path is attached to the transistor 708 which is affected by the current in second path, so there is a direct effect)

Yamazaki teaches in Claim 5:

A display device as claimed in claim 1, wherein, in operation, the current in the first current path is controlled by a charge stored by means of a current having passed in the second current path. ([0416] discloses the embodiment can be combined with embodiments 1 through 12. Figure 3 discloses a capacitor as part of 525 which sends a signal to the amplifier 527. The path is to the positive terminal which is the second current path. [0249])

Art Unit: 2629

Yamazaki teaches in Claim 8:

The display device as claimed in claim 1, wherein the picture element is a luminescent element and the first current determines a luminescence of the luminescent element. (Figure 23 shows EL element 703 (read as luminescent element) and the first current is connected to the transistor 708 which is therein connected to the element)

Nishigaki teaches in Claim 9:

A display driver device (Column 1, Lines 9-12) comprising:

a driving transistor for driving (Column 7, Lines 9-11, “A reference current I_{ref} is supplied to transistors **90** and **91**.” Figure 4 shows the circuit with the transistor **91**.), a picture element (EL element); but

Nishigaki does not explicitly teach that the picture element “via a first current path the first current path being controllable by a current in a second current path related to an input data value for the picture element, and a control amplifier, a controlling connection of the driving transistor being coupled to an output of the control amplifier, a first input of the control amplifier being coupled to the first current path, a second input of the control amplifier being connected to a second current path, and an output of the control amplifier being connected via a switch to a controlling connecting of the driving transistor.”

Art Unit: 2629

However, in the same field of endeavor, displays for luminescent devices, Yamazaki teaches of a current generator circuit 704 with an amplifier 706 used to monitor the temperature of the EL element. (Yamazaki, [0403]) As disclosed in Figure 23, the amplifier 706 has a negative terminal (read as first current path) and a positive terminal (read as second current path). Furthermore, it is disclosed in Figure 23 that the output of the amplifier is connected directly to transistor 708, which leads to the EL element 703. The circuit mirrors Applicant's Figures 5 and 6.

Therefore, it would have been obvious to a person with ordinary skill in the art at the time of the invention to integrate the current generator circuit containing the amplifier as taught by Yamazaki with Nishigaki's circuit with the motivation that by controlling the current flowing to the EL element, it will result in higher definition and more gray scales. (Yamazaki, [0062] and [0063])

Nishigaki and Yamazaki also does not explicitly teach wherein the output of the amplifier is “connected via a **first switch** to a controlling connection of the driving transistor” or that the “second input is connected to a **second switch** for allowing a control charge on a capacitor connected to the second input to control the control amplifier for maintaining a current provided to the picture element during a hold period after selection of the picture element.”

The use of switches is well known in the art to control the on/off application of various components in the circuitry.

Art Unit: 2629

As for the first and second switches, in the same field on endeavor, display system circuits, Tam discloses in Figure 3 of transistor T_4 and transistor T_5 placed between the positive terminal and the capacitor. Transistor T_4 is located after the output of the amplifier and before the driving transistor to the OLED. As for T_5 , this transistor is used as a control switch to store the voltage of the capacitor (Tam, [0023]). This is akin to Applicant's Figure 5 with the positive terminal, switch and capacitor. The capacitor is used to hold and maintain the selected picture element data.

Therefore, it would be obvious to one of ordinary skill in the art, at the time of the invention, to integrate the switches as taught by Tam with Nishigaki's circuit, as modified by Yamazaki, with the motivation that is common to use such switches to control the on/off application of key components in the circuitry.

Nishigaki and Yamazaki teach in Claim 11:

The display driver device as claimed in claim 9, wherein the second current path comprises a current source. (Nishigaki discloses current source 22 in Figure 4 and Yamazaki further discloses in [0403], current generator 704)

Nishigaki teaches in Claim 12:

A display driver device comprising:

Art Unit: 2629

A driving transistor for driving a picture element via a first current path (Figure 4 shows driving transistor **91**) wherein, in operation, the current in the first current path is controlled by a charge stored by means of a current having passed in a second circuitry part, but

Nishigaki does not explicitly teach driving “via a first current path in which in operation the current in the first current path is controlled by a charge stored by means of a current having passed in a second circuitry part” or of a “A control amplifier having an output coupled via a switch to the driving transistor, a first input of the control amplifier being coupled to the first current path, and a second input of the control amplifier being connected to a second current path.”

However, in the same field of endeavor, displays for luminescent devices, Yamazaki teaches of a current generator circuit 704 with an amplifier 706 used to monitor the temperature of the EL element. (Yamazaki, [0403]) As disclosed in Figure 23, the amplifier 706 has a negative terminal (read as first current path) and a positive terminal (read as second current path). Furthermore, it is disclosed in Figure 23 that the output of the amplifier is connected directly to transistor 708, which leads to the EL element 703. The circuit mirrors Applicant's Figures 5 and 6.

Therefore, it would have been obvious to a person with ordinary skill in the art at the time of the invention to integrate the current generator circuit containing the amplifier as taught by Yamazaki with Nishigaki's circuit with the motivation that by controlling the current flowing to

Art Unit: 2629

the EL element, it will result in higher definition and more gray scales. (Yamazaki, [0062] and [0063])

Nishigaki and Yamazaki also does not explicitly teach wherein the output of the amplifier is “connected via a switch to a controlling connection of the driving transistor” or that the “second input is connected to a **second switch** for allowing a control charge on a capacitor connected to the second input to control the control amplifier for maintaining a current provided to the picture element during a hold period after selection of the picture element.”

The use of switches is well known in the art to control the on/off application of various components in the circuitry.

As for the first and second switches, in the same field on endeavor, display system circuits, Tam discloses in Figure 3 of transistor T₄ and transistor T₅ placed between the positive terminal and the capacitor. Transistor T₄ is located after the output of the amplifier and before the driving transistor to the OLED. As for T₅, this transistor is used as a control switch to store the voltage of the capacitor (Tam, [0023]). This is akin to Applicant's Figure 5 with the positive terminal, switch and capacitor. The capacitor is used to hold and maintain the selected picture element data.

Therefore, it would be obvious to one of ordinary skill in the art, at the time of the invention, to integrate the switches as taught by Tam with Nishigaki's circuit, as modified by Yamazaki, with

Art Unit: 2629

the motivation that is common to use such switches to control the on/off application of key components in the circuitry.

Yamazaki teaches in Claim 13:

The display driver device as claimed in claim 12, wherein a controlling connection of the driving transistor is coupled to the output of a control amplifier, and one of the first input and the second input of the control amplifier is coupled to a capacitor storing the control charge. (Figure 23 shows the output of amplifier 706 directly connected to transistor 708. ([0416] discloses the embodiment can be combined with embodiments 1 through 12. Figure 3 discloses a capacitor as part of 525 which sends a signal to the amplifier 527. The path is to the positive terminal which is the second current path. [0249])

Yamazaki teaches in Claim 14:

The display driver device of claim 6, wherein the control charge is stored by means of a current having passed in the second current path. ([0416] discloses the embodiment can be combined with embodiments 1 through 12. Figure 3 discloses a capacitor as part of 525 which sends a signal to the amplifier 527. The path is to the positive terminal which is the second current path. [0249])

Yamazaki teaches in Claim 15:

Art Unit: 2629

The display driver device of claim 1, wherein the first input is an inverting input and the second input is a non-inverting input. (Figure 23 shows the first input to be inverting and the second to be non-inverting for the amplifier 706)

Yamazaki teaches in Claim 16:

The display driver device of claim 9, wherein the first input is an inverting input and the second input is a non-inverting input. (Figure 23 shows the first input to be inverting and the second to be non-inverting for the amplifier 706)

5. **Claims 4 and 10** rejected under 35 U.S.C. 103(a) as being unpatentable over Nishigaki et al. (US 6,310,589 B1), Yamazaki (US 2002/0005696 A1), Tam (US 2003/0117082), as applied to claims 2 and 9 above, and further in view of Inoue (US 6,469,455 B1)

Nishigaki and Yamazaki teach in Claim 4:

The display device (Nishigaki, Column 1, Lines 9-12) as claimed in claim 2, wherein the driving transistor (Column 7, Lines 9-11, transistor 91), but

Nishigaki and Yamazaki do not explicitly teach the driving transistor “is a field effect transistor, and the controlling connecting is a gate of the field effect transistor.”

However, in the same field of endeavor, displays for luminescent devices, Inoue teaches “the current switch 3 and boosting switch 5 are constituted of MOSFET's, and the operations of

Art Unit: 2629

respective MOSFET's are controlled in accordance with the data signal DATA and reversed data signal XDATA so as to switch the electric current path of the circuit to thereby conduct the charge and discharge of the capacitor 4.” (Inoue, Column 9, Lines 55-60) Figure 1 shows the switch 3 to drive the signal to LD 2. The output is connected to the light emitting element 2 and the gate is the controlling connection.

Therefore, it would have been obvious to a person with ordinary skill in the art at the time of the invention to integrate the MOSFET as taught by Inoue with Nishigaki's circuit, as modified by Yamazaki, with the motivation that the MOSFET “reduces the conventional unstable operation of the current source 1 due to charging and discharging of the capacitor 4, thereby enabling the stable high speed modulation of the light emitting element 2.” (Inoue, Column 9, Lines 65-67)

Nishigaki teaches in Claim 10:

The display driver device (Column 1, Lines 9-12) as claimed in claim 9, wherein the driving transistor (Column 7, Lines 9-11, “A reference current I_{ref} is supplied to transistors **90** and **91**.” Figure 4 shows the circuit with the transistor **91**.)

Nishigaki does not explicitly teach the driving transistor “being a field effect transistor, and the controlling connection is a gate of the field effect transistor.”

However, in the same field of endeavor, displays for luminescent devices, Inoue teaches “the current switch 3 and boosting switch 5 are constituted of MOSFET's, and the operations of

Art Unit: 2629

respective MOSFET's are controlled in accordance with the data signal DATA and reversed data signal XDATA so as to switch the electric current path of the circuit to thereby conduct the charge and discharge of the capacitor 4.” (Inoue, Column 9, Lines 55-60) Figure 1 shows the switch 3 to drive the signal to LD 2. The output is connected to the light emitting element 2 and the gate is the controlling connection.

Therefore, it would have been obvious to a person with ordinary skill in the art at the time of the invention to integrate the MOSFET as taught by Inoue with Nishigaki circuit, as modified by Yamazaki, with the motivation that the MOSFET “reduces the conventional unstable operation of the current source 1 due to charging and discharging of the capacitor 4, thereby enabling the stable high speed modulation of the light emitting element 2.” (Inoue, Column 9, Lines 65-67)

Response to Arguments

6. Applicant's arguments considered, but are considered moot on grounds of the new rejection.

Applicant has amended to include a second switch which connects the positive terminal to a switch and a capacitor. The use of such switches is common in the art to control the on/off application of various components in the circuitry. Reference Tam has been combined to modify a different part of the combination to emphasize this point.

Applicant is advised to further claim the connections shown in Figure 5 to differentiate it from the prior arts.

Again, Applicant's arguments considered, but are moot.

Conclusions

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dennis P. Joseph whose telephone number is 571-270-1459. The examiner can normally be reached on Monday-Friday, 8am-5pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amr Awad can be reached on 571-272-7764. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

DJ
/Amr Awad/
Supervisory Patent Examiner, Art Unit 2629